Logic Circuit Design: Selected Methods
maalis 2012 · Springer Science & Business Media
4,0star
2 arvosteluareport
E-kirja
258
sivuja
reportArvioita ja arvosteluja ei ole vahvistettu Lue lisää
Tietoa tästä e-kirjasta
In three main divisions the book covers combinational circuits, latches, and asynchronous sequential circuits. Combinational circuits have no memorising ability, while sequential circuits have such an ability to various degrees. Latches are the simplest sequential circuits, ones with the shortest memory. The presentation is decidedly non-standard.
The design of combinational circuits is discussed in an orthodox manner using normal forms and in an unorthodox manner using set-theoretical evaluation formulas relying heavily on Karnaugh maps. The latter approach allows for a new design technique called composition.
Latches are covered very extensively. Their memory functions are expressed mathematically in a time-independent manner allowing the use of (normal, non-temporal) Boolean logic in their calculation. The theory of latches is then used as the basis for calculating asynchronous circuits.
Asynchronous circuits are specified in a tree-representation, each internal node of the tree representing an internal latch of the circuit, the latches specified by the tree itself. The tree specification allows solutions of formidable problems such as algorithmic state assignment, finding equivalent states non-recursively, and verifying asynchronous circuits.
The design of combinational circuits is discussed in an orthodox manner using normal forms and in an unorthodox manner using set-theoretical evaluation formulas relying heavily on Karnaugh maps. The latter approach allows for a new design technique called composition.
Latches are covered very extensively. Their memory functions are expressed mathematically in a time-independent manner allowing the use of (normal, non-temporal) Boolean logic in their calculation. The theory of latches is then used as the basis for calculating asynchronous circuits.
Asynchronous circuits are specified in a tree-representation, each internal node of the tree representing an internal latch of the circuit, the latches specified by the tree itself. The tree specification allows solutions of formidable problems such as algorithmic state assignment, finding equivalent states non-recursively, and verifying asynchronous circuits.
Arviot ja arvostelut
4,0
2 arvostelua
Arvioi tämä e-kirja
Kerro meille mielipiteesi.
Tietoa lukemisesta
Älypuhelimet ja tabletit
Asenna Google Play Kirjat ‑sovellus Androidille tai iPadille/iPhonelle. Se synkronoituu automaattisesti tilisi kanssa, jolloin voit lukea online- tai offline-tilassa missä tahansa oletkin.
Kannettavat ja pöytätietokoneet
Voit kuunnella Google Playsta ostettuja äänikirjoja tietokoneesi selaimella.
Lukulaitteet ja muut laitteet
Jos haluat lukea kirjoja sähköisellä lukulaitteella, esim. Kobo-lukulaitteella, sinun täytyy ladata tiedosto ja siirtää se laitteellesi. Siirrä tiedostoja tuettuihin lukulaitteisiin seuraamalla ohjekeskuksen ohjeita.
